

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A





FIG. 7B

DATA SAMPLES {

		PN CODE	
		0	1
DATA SAMPLES	01	01	11
	10	10	10
	11	11	01

FIG. 7C



**FIG. 8A**




FIG. 8B

Processor 150      Tap Register 875      Mask Circuit 880      Processor 150




FIG. 8C

810  
820<sub>1</sub> TO 820<sub>N</sub>






FIG. 9

820  
1020 1010  
ACCUMULATING  
REGISTER  
NCO  
VALUE  
PN  
CLOCK  
SIGNAL  
225 224 226  
ADDER  
INCREMENT  
REGISTER  
830  
INCREMENT  
VALUE  
ENABLE  
CHANNEL  
ENABLE  
SIGNAL  
810  
SHIFT  
COMMAND  
150  
PROCESSOR  
CIRCUIT





**FIG. 11A**

SAMPLING CLOCK SIGNAL

Processor 150, Carrier Increment Register 1140, ADDER 1150, Carrier Accumulating Register 1160, Multiplexer 1116




FIG. 11B





FIG. 12

FIG. 13






FIG. 14